






Designing Computer Systems for Software 2.0

Kunle Olukotun
Stanford University
SambaNova Systems

ISCA '18 Keynote, June 5, 2018


The Era of Machine Learning

- Incredible advances in image recognition, natural language processing, planning and knowledge bases
- Society-scale impact: autonomous vehicles, personalized recommendations and personalized medicine
- Many applications of ML just with supervised learning



Tumor grade & stage classification from histopathology slides (Nature Comm., Hsing-Yu et. al.)

Machine Learning Today



Adapted from Jeff Dean HotChips 2017

Software 1.0 vs Software 2.0



- Written in code (C++, ...)
- Requires domain expertise
 - 1. Decompose the problem
 - 2. Design algorithms
 - 3. Compose into a system


 Written in the weights of a neural network model by optimization

> Andrej Karpathy Scaled ML 2018 talk

Software 2.0 is Eating Software 1.0

Easier to build and deploy


- Build products faster
- Predictable runtimes and memory use: easier qualification



https://jack-clark.net/2017/10/09/import-ai-63-google-shrinks-language-translation-code-from-500000-to-500-lines-with-ai-only-25-of-surveyed-people-believe-automationbetter-jobs

Training Data: The New Input to Software 2.0

- Input: Algorithms in code
- Compiled to: Machine instructions



- Input: Training data
- Compiled to: Learned parameters

https://medium.com/@karpathy/

Better Training Data with Snorkel

- Training data is the critical interface to program Software 2.0
 - Expensive & slow especially when domain expertise is needed



- Get users to provide higher-level (but noisier) training data
 - weak supervision
 - Data programming
- Then model & de-noise it to train high-quality models

Implications of Snorkel

- Two model training steps
- New training pipeline: data operations interleaved with training



Alex Ratner



Chris Ré


ML Training is Limited by Computation

From EE Times – September 27, 2016

"Today the job of training machine learning models is limited by compute, if we had faster processors we'd run bigger models...in practice we train on a reasonable subset of data that can finish in a matter of months. We could use improvements of several orders of magnitude – 100x or greater."

Greg Diamos, Senior Researcher, SVAIL, Baidu

Power and Performance



Specialization ⇒ better energy efficiency

Key Questions

- How do we speed up machine learning by 100x?
 - Moore's law slow down and power wall
 - >100x improvement in performance/watt
 - Enable new ML applications and capabilities
 - Make ML easier to use (e.g. neural architecture search, Snorkel)
- How do we balance performance and programmability?
 - ASIC-like performance/Watt
 - Processor-like flexibility
- Need a "full-stack" solution
 - 1. ML Algorithms
 - 2. Domain Specific Languages and Compilers
 - 3. Hardware

ML Algorithms

Computational Models

- Software 1.0 model
 - Deterministic computations with algorithms
 - Computation must be correct for debugging
- Software 2.0 model
 - Probabilistic machine-learned models trained from data
 - Computation only has to be statistically correct
- Creates many opportunities for improved performance

Machine Learning Training

Optimization Problem:

Billions Loss function
$$\min_{x} \sum_{i=1}^{N} f(x, y_i) \quad \text{Data}$$
Model

E.g.: Classification, Recommendation, Deep Learning

Solving large-scale problems:

Stochastic Gradient Descent (SGD)

$$x^{k+1} = x^k - \alpha N \nabla f(x^k, y_j)$$

Select one term, j, and estimate gradient

Billions of tiny sequential iterations: how to parallelize?

SGD: Two Kinds of Efficiency

- Statistical efficiency: how many iterations do we need to get the desired accuracy level?
 - Depends on the problem and implementation
- Hardware efficiency: how long it takes to run each iteration?
 - Depends on the hardware and implementation

trade off hardware and statistical efficiency to maximize performance

Training Optimization Opportunities

- Consistency of algorithms can be relaxed to reduce overheads
- Sparsity to reduce communication and computation cost
- Low precision arithmetic to reduce computation cost

SGD On Shared Memory

SGD consists of **BILLIONS** of tiny threads that update a single data structure (x)!

Implemented with locking SGD actually gets *slower* with more cores

So what can we do?

Asynchronous Update Strategy (Hogwild!)

Run multiple worker threads without locks

- Threads work together and modify a single copy of the model creating many data races
- Improves hardware efficiency

What about the data races?

- Races introduce errors we can model as noise
- Below existing noise floor → negligible effect on statistical efficiency
- Theorem (roughly, Niu et. al. NIPS11): If we do no locking, SGD converges to correct answer—at essentially the same rate!


SGD Communication Reduction

Shared memory

- Obstinate cache: probabilistically drop 99% of invalidates
- No impact on statistical efficiency
- De Sa, Feldman, Ré, Olukotun: *ISCA 2017*

Distributed Memory

- Sparsity: 99.9% of the gradient exchange in distributed SGD is redundant
- Use momentum correction to maintain accuracy
- Lin, Han, Mao, Wang, Dally: ICLR 18



Low Precision: The Pros











Low Precision: The Con




Low precision works for inference (e.g. TPU, Brainwave)

Training usually requires at least 16 bit floating point numbers

High Accuracy Low Precision (HALP) SGD


Bit Centering: bound, re-center, re-scale



- The gradients get smaller as we approach the optimum
- Dynamically rescale the fixed-point representation
- Get less error with the same number of bits

Chris De Sa | Chris Aberger | Megan Leszczynski | Jian Zhang | Alana Marzoev | Kunle Olukotun | Chris Ré


CNN: HALP versus Full-Precision Algorithms



HALP has better statistical efficiency than SGD!

Relax, It's Only Machine Learning

- Relax synchronization: data races are better
 - HogWild! [De Sa, Olukotun, Ré: ICML 2016, ICML Best Paper]
- Relax cache coherence: incoherence is better
 - [De Sa, Feldman, Ré, Olukotun: ISCA 2017]
- Relax communication: sparse communication is better
 - [Lin, Han et. al.: *ICLR 18*]
- Relax precision: small integers are better
 - HALP [De Sa, Aberger, et. al.]







Song Har



Domain Specific Languages

Domain Specific Languages

- Domain Specific Languages (DSLs)
 - Programming language with restricted expressiveness for a particular domain (operators and data types)
 - High-level, usually declarative, and deterministic
 - Focused on productivity not usually performance
 - High-performance DSLs (e.g. OptiML) → performance and productivity








K-means Clustering in OptiML


```
untilconverged(kMeans, tol){kMeans =>
    val clusters = samples.groupRowsBy { sample =>
        kMeans.mapRows(mean => dist(sample, mean)).minIndex
}
val newKmeans = clusters.map(e => e.sum / e.lenge.
calculate distances to current means
}
```

- No explicit map-reduce, no key-value pairs
- No distributed data structures (e.g. RDDs)
- Efficient multicore, cluster and GPU execution

move each cluster centroid to the mean of the points assigned to it







A. Sujeeth et. al., "OptiML: An Implicitly Parallel Domain-Specific Language for Machine Learning," *ICML*, 2011.


K-means Clustering in TensorFlow



```
points = tf.constant(np.random.uniform(0, 10, (points n, 2)))
centroids = tf.Variable(tf.slice(tf.random shuffle(points), [0, 0], [clusters n, -1]))
points expanded = tf.expand dims(points, 0)
                                                                                calculate distances to
centroids expanded = tf.expand dims(centroids, 1)
                                                                                current means
distances = tf.reduce_sum(tf.square(tf.sub(points expanded, centroids expanded)), 2)
assignments = tf.argmin(distances, 0)-
                                                 assign each sample to the closest mean
means = []
for c in xrange(clusters n):
                                                                Open, standard software for
   means.append(tf.reduce mean(
      tf.gather(points,
                                                                general machine learning
               tf.reshape(
                 tf.where(
                                               move each cluster centroid to the
                   tf.equal(assignments, c)
                                               mean of the points assigned to it
                                                                              Jeep Learning in
                 ),[1,-1])
               ),reduction indices=[1]))
                                                                particular
new centroids = tf.concat(0, means)
                                                                First released Nov 2015
update centroids = tf.assign(centroids, new centroids)
```

DSL IR: Parallel Patterns

Most data analytic computations including ML can be expressed as functional data parallel patterns on collections (e.g. sets, arrays, tables, n-d matrices)



Map, Zip, Filter, FlatMap, Reduce, GroupBy, Join, Sort, ...

Parallel Pattern Language - High Level Parallel ISA

- A data-parallel language that supports nested parallel patterns { { { } } } }
- Example application: *k*-means


```
val clusters = samples GroupBy { sample =>
    val dists = kMeans Map { mean =>
        mean.Zip(sample){ (a,b) => sq(a - b) } Reduce { (a,b) => a + b }
}
Range(0, dists.length) Reduce { (i,j) =>
        if (dists(i) < dists(j)) i else j
}

val newKmeans = clusters Map { e =>
    val sum = e Reduce { (v1,v2) => v1.Zip(v2){ (a,b) => a + b } }

val count = e Map { v => 1 } Reduce { (a,b) => a + b }

sum Map { a => a / count }
}
```

Delite



Framework for building HP DSL compilers

Key elements

- IR embedded in Scala
- Domain specific optimization
- General parallelism and locality optimizations
 - Structured computation
 - Structured data
- Optimized mapping to HW targets








Kevin Brown HyoukJoong Lee


MSM Builder Using OptiML

with Vijay Pande



Markov State Models (MSMs)

MSMs are a powerful means of modeling the structure and dynamics of molecular systems, like proteins



Hardware

Accelerators for ML











CPU

Threads

SIMD

GPU

Massive threads

SIMD

HBM

FPGA

LUTs

DSP

BRAM


TPU

MM unit

BRAM


What next?

What to Accelerate? ML Arxiv Papers Per Year



Adapted from Jeff Dean Scaled ML 2018

Parallel Patterns to Spatial



Accelerator IR: Spatial

Interface to configurable accelerator

Generate Accelerator IR

- Tile parallel patterns
- Transform nested parallel patterns to hierarchical pipelines

Spatial: Accelerator IR/Language

- Simplify configurable accelerator design
 - IR that can be mapped to many hardware targets: FPGA, ASIC, ...
 - Constructs to express:
 - Parallel patterns as parallel and pipelined datapaths
 - Hierarchical control
 - Explicit memory hierarchies
 - Explicit parameters
 - Optimizes parameters for each target: parallelization, pipelining, memory size, memory banking
- Allows programmers and high-level compilers to focus on specifying parallelism and locality
 - Designed for performance oriented programmers
 - Focus on dataflow instead of threads




David Koeplinger



Matt Feldman

D. Koeplinger et. al., "Spatial: A Language and Compiler for Application Accelerators" PLDI 2018.


Programing Locality: Memory Templates




GDA in Spatial

```
Arbitrary precision custom types
   type V = FixPt[TRUE, 9, 7]
   val x dram = DRAM[V](R, C)
                                                  Off-chip memory allocations
   val y dram = DRAM[Bit](R)
   val mu0
             = SRAM[V](C)
                                                  On-chip memory allocations
   val mu1 = SRAM[V](C)
   val sigma = SRAM[V](C,C)
 7
   MemReduce(sigma)(R by T)\{r = \}
     val x = SRAM[V](T, C)
 9
     val y = SRAM[Bit](T)
10
     x load x dram(r::r+T, 0::C)
11
                                                Explicit memory transfers
     y load y dram(r::r+T)
12
13
     MemReduce(SRAM[V](C,C))(T by 1){rr =>
14
       val sub = SRAM[V](C)
15
                                                  Nested pipelines
       val sigma_blk = SRAM[V](C,C)
16
       Foreach(C by 1){c =>
17
         sub(c) = x(c) - mux(y(c), mu1(c), mu0(c))
18
19
       Foreach(C by 1, C by 1)\{(i,j) = \}
20
         sigma \ blk(i,j) = sub(i) * sub(j)
21
22
       sigma blk
23
     \{(a,b) => a + b \}
24
   \{(a,b) => a + b \}
```

TensorFlow to FPGA



Programmability vs. Energy Efficiency




Source: Dejan Markovic

FPGA: Good, Bad and Ugly

Bit-level reconfigurable logic elements + static interconnect


- Flexibility
- No instruction overhead
- Performance / Watt

- Fine-grained reconfigurability overheads:
 - >60% area and power spent on interconnect
- Long compile times (days)




Design reconfigurable hardware with the right abstractions

DARPA Software Defined Hardware (SDH) Program




The goal of the SDH program is to build runtime-reconfigurable hardware and software that enables near ASIC performance without sacrificing programmability for dataintensive algorithms.

Plasticine: A Reconfigurable Architecture for Parallel Patterns




Prabhakar, Zhang, et. al. ISCA 2017


Plasticine: PCU



Plasticine: PMU




Mapping Spatial to Plasticine



Dot Product

Plasticine Area Breakdown



We Can Have It All with Software 2.0!

ML Algorithms (e.g. Hogwild!, HALP)





Power

High Performance DSLs (e.g. OptiML, TensorFlow, PyTorch)

Performance



Programmability

Accelerator IR (e.g. Spatial)

Portability



Architectures (e.g. TPU, SDH)

Thank You!

Questions?