CudaDMA: Optimizing GPU Memory Bandwidth via Warp Specialization

Michael Bauer (Stanford) Henry Cook (UC Berkeley) Brucek Khailany (NVIDIA Research)

GPUs Are Ubiquitous

GPUs are in many supercomputers today


GPUs are great

- High floating point performance
- High memory bandwidth
- Why is programming them so challenging?
 - Explicit data movement through memory hierarchy
 - Difficult to overlap computation and memory accesses

Outline

- Overview of GPU Architecture
- Motivating Benchmark
- CudaDMA API
- Methodology
- Experiments
- Conclusions

GPU Architecture/Programming






Warp Definition

Each CTA is decomposed into warps

A warp is 32 contiguous threads in the same CTA




- SM performs scheduling at warp-granularity
 - Each warp has its own program counter
 - All threads in a warp execute in lock-step
 - Intra-warp divergence has performance penalty
 - Inter-warp divergence has no performance penalty

Motivating Benchmark

Motivating Benchmark

Modified SAXPY kernel, staging data through shared

- Variable amount of arithmetic
- Fixed amount of data transferred and number of warps



7

GPU Performance Challenges

Memory System Bottlenecks Computational Bottlenecks


- Instruction Issue
 - Memory Level Parallelism (MLP)
- Data Access Patterns
 - Coalescing

- - Long-latency memory accesses
 - Synchronization overheads
 - Data Access Patterns Control Divergence

Goal: remove entanglement between the bottlenecks

GPU Programmability Challenges

- Mismatch CTA size/shape and shared data size/shape
 - Leads to thread divergence (lots of 'if' statements)



Goal: decouple CTA size/shape from data size/shape

Warp Specialization

Differentiate warps into compute and DMA*

- DMA warpsMaximize MLP
- Compute warps
 - No stalls due to memory
- Producer-consumer synchronization
 - Enable better overlapping of compute and memory accesses
- CudaDMA objects to manage warp specialization
 - Describe data transfer patterns
 - Independent of warp count

CudaDMA API

CudaDMA API

- Declare CudaDMA object to manage shared buffer
- Separate DMA and compute warps
- Provide synchronization primitives
- Perform repeated transfer operations

```
class cudaDMA
public:
  // Base constructor
    device cudaDMA (
    const int dmaID,
    const int num dma threads,
    const int num comp threads,
    const int thread idx start);
public:
  device bool owns this thread();
public:
  // Compute thread sync functions
    device void start async dma();
    device void wait for dma finish();
public:
  // DMA thread sync functions
    device void wait for dma start();
    device void finish async dma();
public:
   device void execute dma(
      void *src ptr, void *dst ptr);
};
```

CudaDMA Application Structure

- Declare shared buffer at kernel scope
- Declare CudaDMA object to manage buffer
- Split DMA warps from compute warps
- Load buffer using DMA warps
- Process buffer using compute warps
- Iterate (optional)

__global___ void cuda_dma_kernel(float *data)


```
__shared___float buffer[NUM_ELMTS];
cudaDMA dma_ld(0,NUM_DMA_THRS,
    NUM_COMPUTE_THRS, NUM_COMPUTE_THRS);
```

```
if (dma_ld.owns_this_thread()) {
    // DMA warps
    for (int i=0; i<NUM_ITERS; i++) {
        dma_ld.wait_for_dma_start();
        dma_ld.execute_dma(data,buffer);
        dma_ld.finish_async_dma();
    }
}
else { // Compute warps
    for (int i=0; i<NUM_ITERS; i++) {
        dma_ld.start_async_dma();
        dma_ld.wait_for_dma_finish();
        process_buffer(buffer);
    }
}</pre>
```

Execution Model

Use PTX named barriers


- bar.sync
- bar.arrive
- Available on Fermi
- Fine-grained synchronization



CudaDMA Methodology

Buffering Techniques


- Usually one set of DMA warps per buffer
- Single-Buffering
 One buffer one worp group
 - One buffer, one warp group
- Double-Buffering
 - Two buffers, two warp groups
- Manual Double-Buffering
 - Two buffers, one warp group



CudaDMA Instances

CudaDMASequential

- CudaDMAStrided
- CudaDMAIndirect
 Arbitrary accesses
- CudaDMAHalo
 - D halo regions



CudaDMACustom

Access Patterns


Explicitly state data loading pattern in code

- Decouple implementation from transfer pattern
- Common patterns implemented by experts
 Used by application programmers
- Optimized for high memory bandwidth at low warp count




Micro-Benchmarks

- Same modified SAXPY kernel shown earlier
- Fix compute intensity (6 B/FLOP), vary warp count




BLAS2: SGEMV

- Dense matrix-vector multiplication
- CudaDMASequential for loading vector elements
- CudaDMAStrided for loading matrix elements
- Varied buffering schemes
- Up to 3.2x speedup




3D Finite Difference Stencil

- ▶ 8th order in space, 1st order in time computation
- Load 2D slices into shared for each step in **Z**-dimension






- Loading halo cells uses uncoalesced accesses
 - Earlier version of cudaDMAHalo



Figures from: P. Micikevicius. 3D Finite Difference Computation on GPUs Using CUDA.

3D Finite-Difference Stencil

- Use DMA warps for loading halo cells as well as main block cells
- Speedups from 13-15%
- Improvement from more MLP and fewer load instructions



Conclusions

CudaDMA

- Extensible API
- Create specialized DMA Warps
- Works best for moderate compute intensity applications
- Decouple transfer pattern from implementation
- Optimized instances for common patterns
 - CudaDMASequential, CudaDMAStrided
 - CudaDMAIndirect, CudaDMAHalo
- Speedups on micro-benchmarks and applications

Download CudaDMA: http://code.google.com/p/cudadma

Tech Talk at NVIDIA Booth on Thursday at 1pm

Questions?

Backup Slides

Asynchronous DMA Engines

- Decouple transfer implementation from specification
 - Asynchronous to overlap computation and memory access
- Ironman abstraction for ZPL (software)
- Sequoia runtime interface (software)
- Cell Broadband Engine (hardware)
- Imagine Stream Processor (hardware)

Code Example: SGEMV

- BLAS2: matrix-vector multiplication
- Two Instances of CudaDMA objects
- Compute Warps
- Vector DMA Warps
- Matrix DMA Warps

```
1 __global__ void
  sgemv_cuda_dma(int n, int m, float alpha, float *A,
                   float *x, float *y) {
 3
     __shared__ float buff[VEC_ELMTS];
 4
     __shared__ float mat [VEC_ELMTS][COMPUTE_THREADS];
 5
 6
7
     cudaDMASequential < sizeof(float) * VEC_ELMTS/DMA_THREADS_SEG
     dma_ld_0( 1, DMA_THREADS_SEQ, COMPUTE_THREADS,
 8
               COMPUTE_THREADS, sizeof(float) * VEC_ELMTS);
9
10
     cudaDMAStrided < sizeof (float) * VEC_ELMTS *
11
                      COMPUTE_THREADS/DMA_THREADS_STRD>
12
13
     dma_ld_1( 2, DMA_THREADS_STRD, COMPUTE_THREADS,
               COMPUTE_THREADS+DMA_THREADS_SEQ,
14
               sizeof(float) * COMPUTE_THREADS,
15
16
               VEC_ELMTS, sizeof(float)*n,
               sizeof(float)*COMPUTE_THREADS);
17
18
     if (threadIdx.x < COMPUTE_THREADS) {
19
       dma_ld_0.start_async_dma();
20
       dma_ld_1.start_async_dma();
21
22
       float res = 0.f;
       for(int i=0; i<n; i += VEC_ELMTS) {</pre>
23
         dma_ld_0.wait_for_dma_finish();
24
         dma_ld_1.wait_for_dma_finish();
25
         for(int j=0; j < VEC_ELMTS; j++) {</pre>
26
            res+=mat[j][threadIdx.x]*buff[j];
\mathbf{27}
\mathbf{28}
         dma_ld_0.start_async_dma();
\mathbf{29}
         dma_ld_1.start_async_dma();
30
31
       ind = blockIdx.x*COMPUTE_THREADS+threadIdx.x;
32
       if (ind < n) y[ind] = alpha * res;</pre>
33
34
     else if (dma_ld_0.owns_this_thread()) {
35
       dma_ld_0.wait_for_dma_start();
36
       for (int idx=0; idx<n; idx += VEC_ELMTS) {</pre>
37
         dma_ld_0.execute_dma(x,buff);
38
         dma_ld_0.finish_async_dma();
39
40
         dma_ld_0.wait_for_dma_start();
         x += VEC ELMTS;
41
42
43
     else if (dma_ld_1.owns_this_thread()) {
44
       dma_ld_1.wait_for_dma_start();
45
       for (int idx=0; idx<n; idx += VEC_ELMTS) {</pre>
46
         dma_ld_1.execute_dma(
47
           A+idx*m+blockIdx.x*COMPUTE_THREADS, mat);
48
         dma_ld_1.finish_async_dma();
40
         dma_ld_1.wait_for_dma_start();
50
51
52
53
```

Synchronization Points

- Compute Warps
 - start_async_dma()
 - wait_for_dma_finish()
- DMA Warps
 - wait_for_dma_start()
 - finish_async_dma()

```
1 __global__ void
  sgemv_cuda_dma(int n, int m, float alpha, float *A,
                   float *x, float *y) {
 3
     __shared__ float buff[VEC_ELMTS];
 4
     __shared__ float mat [VEC_ELMTS][COMPUTE_THREADS];
 5
 6
     cudaDMASequential <sizeof(float) * VEC_ELMTS/DMA_THREADS_SEQ>
 7
     dma_ld_0( 1, DMA_THREADS_SEQ, COMPUTE_THREADS,
 8
               COMPUTE_THREADS, sizeof(float) * VEC_ELMTS);
9
10
     cudaDMAStrided < sizeof (float) * VEC_ELMTS *
11
                      COMPUTE_THREADS/DMA_THREADS_STRD>
12
13
     dma_ld_1( 2, DMA_THREADS_STRD, COMPUTE_THREADS,
               COMPUTE_THREADS+DMA_THREADS_SEQ,
14
15
               sizeof(float)*COMPUTE_THREADS,
16
               VEC_ELMTS, sizeof(float)*n,
               sizeof(float)*COMPUTE_THREADS);
17
18
     if (threadIdx.x < COMPUTE THREADS) {
19
       dma_ld_0.start_async_dma();
20
       dma_ld_1.start_async_dma();
21
       float res = 0.f;
22
       for(int i=0; i<n; i += VEC_ELMTS) {</pre>
\mathbf{23}
         dma_ld_0.wait_for_dma_finish();
\mathbf{24}
\mathbf{25}
         dma_ld_1.wait_for_dma_finish();
         for(int j=0; j < VEC_ELMIS; j++) {
26
            res+=mat[j][threadIdx.x]*buff[j];
\mathbf{27}
28
         dma_ld_0.start_async_dma();
\mathbf{29}
         dma_ld_1.start_async_dma();
30
31
       ind = blockIdx.x*COMPUTE_THREADS+threadIdx.x;
32
       if (ind < n) v[ind] = alpha * res;
33
34
     }
     else if (dma_ld_0.owns_this_thread()) {
35
       dma_ld_0.wait_for_dma_start();
36
       for (int idx=0; idx<n; idx += VEC_ELMTS) {</pre>
37
         dma_ld_0.execute_dma(x,buff);
38
         dma_ld_0.finish_async_dma();
39
40
         dma_ld_0.wait_for_dma_start();
         x += VEC_ELMIS;
41
       7
42
43
     else if (dma_ld_1.owns_this_thread()) {
44
       dma_ld_1.wait_for_dma_start();
45
46
       for (int idx=0; idx<n; idx += VEC_ELMTS) {</pre>
         dma_ld_1.execute_dma(
47
           A+idx*m+blockIdx.x*COMPUTE_THREADS, mat);
48
         dma_ld_1.finish_async_dma();
49
         dma_ld_1.wait_for_dma_start();
50
51
52
53 }
```

Future Work

- Additional CudaDMA Instances
 - Indirect memory accesses
- More applications
 - Sparse-Matrix operations
- Target for higher-level language/DSL compilers
 - Copperhead, Liszt
- Actual hardware DMA engines for GPUs
- Warp-specialization aware programming models
 - Compiler implementations

Fast Fourier Transforms

- ID, Power of 2 FFTs
- Compared to optimized CUFFT library (version 4.0)
 - 32 warps per SM
- CudaDMA (custom loader)
 - > 24 warps per SM
 - ▶ 16 compute, 8 DMA
- Same performance at lower warp count

Problem Size	$\begin{array}{c} \text{CUFFT} \\ \text{(ms)} \end{array}$	CudaDMA (ms)	Speedup
524288	0.231	0.227	1.017
1048576	0.457	0.489	0.935
2097152	0.916	0.982	0.933
4194304	1.909	1.939	0.985
8388608	3.894	3.827	1.017
16777216	8.040	7.995	1.006
33554432	18.309	18.154	1.008
67108864	37.191	36.978	1.006